
4–305
Motorola TMOS Power MOSFET Transistor Device Data
RECOMMENDED OPERATING CONDITIONS
The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended condi-
tions. The V
S
offset rating is tested with all supplies biased at 15 V differential.
High Side Floating Supply Absolute Voltage
V
B1,2,3
V
S1,2,3
+10 V
S1,2,3
+20 V
High Side Floating Supply Offset Voltage V
S1,2,3
Note 1 V
SO
+600 V
High Side Floating Output Voltage V
HO1,2,3
V
S1,2,3
V
B1,2,3
V
Fixed Supply Voltage V
CC
10 20 V
Low Side Driver Return V
SO
–5 5 V
Low Side Output Voltage V
LO1,2,3
V
SO
V
CC
V
Logic Input Voltage (HIN–, LIN–, & ITRIP) V
IN
V
SS
5 V
Fault Output Voltage FAULT– V
SS
V
CC
V
Amplifier Output Voltage CAO V
SS
5 V
Amplifier Inverting Input Voltage CA– V
SS
5 V
Ambient Temperature T
A
–40 125 °C
Note 1: Logic operational for V
S
of –5 V to +600 V. Logic state held for V
S
of V
SO
–5 V to V
SO
–V
BS
.
ELECTRICAL CHARACTERISTICS (T
A
= 25°C unless otherwise specified)
Characteristic
Symbol Min Typ Max Unit
STATIC ELECTRICAL CHARACTERISTICS
V
BIAS
(V
CC
, V
BS1,2,3
) = 15 V and V
SO
= V
SS
unless otherwise specified. The V
IN
, V
TH
and I
IN
parameters are referenced to V
SS
and are
applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to V
SO1,2,3
and are applicable to the respec-
tive output leads: HO1,2,3 or LO1,2,3.
Logic “0” Input Voltage (OUT = LO) V
IH
2.2 – – V
Logic “1” Input Voltage (OUT = HI) V
IL
– – 0.8 V
ITRIP Input Positive Going Threshold V
IT,TH+
400 – 580 mV
High Level Output Voltage, V
BIAS
–V
O
@ V
IN
= 0 V, I
O
= 0 A V
OH
– – 100 mV
Low Level Output Voltage, V
O
@ V
IN
= 5 V, I
O
= 0 A V
OL
– – 100 mV
Offset Supply Leakage Current @ V
B1,2,3
= V
S1,2,3
= 600 V I
LK
– – 50 µA
Quiescent V
BS
Supply Current @ V
IN
= 0 V or 5 V I
QBS
– 15 30 µA
Quiescent V
CC
Supply Current @ V
IN
= 0 V or 5 V I
QCC
– 3.0 4.0 mA
Logic “1” Input Bias Current (OUT = HI) @ V
IN
= 0 V I
IN+
– 400 500 µA
Logic “0” Input Bias Current (OUT = LO) @ V
IN
= 5 V I
IN–
– 200 320 µA
“High” ITRIP Bias Current @ ITRIP = 5 V I
TRIP+
– 75 150 µA
“Low” ITRIP Bias Current @ ITRIP = 0 V I
TRIP–
– – 100 nA
V
BS
Supply Undervoltage Positive Going Threshold V
BSUV+
8.0 – 9.2 V
V
BS
Supply Undervoltage Negative Going Threshold V
BSUV–
7.6 – 8.8 V
V
CC
Supply Undervoltage Positive Going Threshold V
CCUV+
8.3 – 9.7 V
V
CC
Supply Undervoltage Negative Going Threshold V
CCUV–
8.0 – 9.4 V
FAULT – Low On Resistance R
on,FLT
– 55 75 Ω
Output High Short Circuit Pulsed Current @ V
out
= 0 V, V
in
= 0 V, PW ≤ 10 µs I
O+
200 250 – mA
Output Low Short Circuit Pulsed Current @ V
out
= 15 V, V
in
= 5 V, PW ≤ 10 µs I
O–
420 500 – mA
Amplifier Input Offset Voltage @ V
SO
= CA– = 0.2 V
OS
– – 30 mV
CA– Input Bias Current @ CA– = 2.5 V I
CA–
– – 4.0 nA
Amplifier Common Mode Rejection Ratio @ V
SO
= CA– = 0.1 V & 5 V CMRR 60 80 – dB